CS 5750 - Synthesis and Verification of Asynchronous VLSI Systems

Meets with ECE/CS 6750. Introduction to systematic methods for the design of asynchronous VLSI systems from high-level specifications to efficient, reliable circuit implantations. Topics include specification, protocols, graphical representations, synthesis, optimization using timing information, and verification. Undergraduate students only.