ECE 6750 - Synthesis and Verification of Asynchronous VLSI Systems

Meets with ECE/CP SC 5750. Introduction to systematic methods for design of asynchronous VLSI systems from high-level specification to efficient, reliable circuit implatations. Specification, protocols, graphical representations, synthesis, optimization using timing information, and verification. Graduate students only. Extra work required.